

CLOCK DOWN SENSOR

BACKGROUND OF THE INVENTION

1. Field of the Invention

5 The present invention relates to a clock down sensor, and more particularly to a clock down sensor used to monitor the transmission status of network.

2. Description of Related Art

10 At present, there are many types of signal sensors and so are their usages; they can generally be used on fire warning, guarding against burglar and measurement. The basic principle of theirs is to use a temperature, pressure or light sensing equipment to detect the change of temperature, pressure and light, and then, a detecting signal
15 is emitted to use as a warning signal. In general, clock pulse signal detection function does not exist in a general transmission facility, therefore, when a data transmission is processed in an optical fiber or a general wire material, if disappearance of a pulse signal happens in the middle of the transmission due to oscillator or other elements
20 failure, no warning is received in the system even if a whole transmission is terminated. Thus, time and transmission resource wastes are caused because it is unable to be detected and repaired immediately. Therefore, the existence of a clock down sensor is
25 necessary in a signal transmission.

SUMMARY OF THE INVENTION

The main object of the present invention is to provide an apparatus used to monitor whether clock pulse signals exist in a transmission media and to yield a detecting signal taken as a warning. Thereby, the phenomena of a transmission termination can be detected earlier, and the transmission can be recovered in time.

In view of the object mentioned above, a converter that can convert a signal to LVTTTL (Low Voltage Transistor Transistor Logic) is used in the present invention to convert a clock pulse signal to a TTL signal, and after a DC (Direct Current) level of the TTL signal is obtained through a low-pass filter circuit, a high or a low potential of an output detecting signal is decided according to the DC level through an inverter. In this regard, the low-pass filter is used for rectification of a signal, thus any kind of rectifying device such as inductor can be used. The DC level signal is output as a zero (0) potential (hereinafter sometimes refers to "a low potential") and a detecting signal from the inverter is output as a positive potential (hereinafter sometimes refers to "a high potential") when the clock pulse signal is terminated or disappears. And vice versa, the DC level signal is output as a positive (+) potential (hereinafter sometimes refers to "a high potential") and a detecting signal from the inverter is output as a zero (0) potential (hereinafter sometimes refers to "a low potential") when the pulse signal exists. Thereby, the detecting signal will be sent to a microprocessor to generate a warning signal or to drive a self-repairing action. In this case, the inverter is used as a

buffering device to buffer a ripple wave DC level signal resulting from R-C charging-discharging of the low pass filter and then invert the signal into a detecting signal opposite to the DC level signal. However, the inverter is not absolutely required because the DC level
5 signal is able to be a detecting signal if the R-C (Resistance- Capacitor) time value of the low pass filter can match perfectly.

Therefore, there are many merits in the present invention. Detecting whether a pulse signal exists or not can allow an operator to realize the current state of the transmission facility, to find out the
10 malfunction reason thereof and to repair it.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention can be more fully understood by reference to the following description and accompanying drawings, in
15 which:

Figure 1 is a block diagram showing a circuit of a clock down sensor according to one embodiment of the present invention;

Figure 2 is a graph showing a signal waveform corresponding to every circuit block generated from the clock down sensor shown in
20 Figure 1; and

Figure 3 is a diagram showing a circuit of a clock down sensor shown in Figure 1;

Figure 4 is a block diagram showing a circuit of a clock down sensor according to another embodiment of the present invention, in
25 which an inverter is not utilized; and

Figure 5 is a graph showing a signal waveform corresponding to every circuit block generated from the clock down sensor shown in Figure 4.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5

First, please refer to Figure 1 and Figure 2. Figure 1 is a circuit block diagram showing a circuit of a clock down sensor according to one embodiment of the present invention, and Figure 2 is a signal waveform diagram corresponding to every circuit block generated from the clock down sensor shown in Figure 1.

10

According to the present invention, a positive and a negative clock pulse signals are first connected to a LVPECL (Low Voltage Positive Emitter Coupling Logic) to LVTTTL (Low Voltage Transistor Transistor Logic) converter (11) through capacitors C1 (CLK input⁺) and C2 (CLK input⁻); the clock pulse signal is converted from an original positive and negative PECL square pulse signal of 0.8 V (21) to a TTL square pulse signal of 3.3V (22). Next, a signal with a DC level at an approximate potential 1.6V (23) is obtained through a low-pass filter (12). Finally, the DC level signal is inverted to a detecting signal (24) by way of an inverter (13).

15

20

How to obtain the detecting signal is shown as follows. The inverter (13) takes a transistor (as a numerical 33 shown in Figure 3) therein as an electric switch. When the potential of the DC level signal is higher than 0.6V (cut-in potential), i.e. when the pulse signal is normal, the transistor is turned on, an output potential is zero at this

25

time (i.e. a low potential); and when the potential of the DC level signal is lower than 0.6V, i.e. when the pulse signal disappears or is terminated, the transistor is at a cut-off state, an output potential is a positive potential (a high potential). Therefore, the potentials of the output detecting signal can be decided as a high or low potential according to the DC level signal, as (23) shown in Figure 2; when the clock pulse signal is normal, the transistor is maintained at a turn-on state so as to allow the output potential of the detecting signal to be “0” because the potential of the DC level signal is maintained approximately at 1.6V which is higher than 0.6V, as (24) shown in Figure 2,. However, when the pulse signal is terminated or disappears, the transistor is maintained at a cut-off state so as to keep the potential of the detecting signal continuously to be “a high potential” because the potential of the DC level signal is 0 V shown as the dotted line at the right side of (24) of Figure 2).

Finally, please refer to Figure 3. Figure 3 shows a circuit of a clock down sensor of the embodiment according to the present invention as shown in Figure 1. From the Figure 3, it is shown that a clock down sensor comprises a converter (31), a low-pass filter (32), and an inverter (33). Here, an alarm controller (34) can further be connected after the inverter (33).

Then, please refer to Figure 4 and Figure 5 by reference to Figure 2. Figure 4 is a block diagram showing a circuit of a clock down sensor according to another embodiment of the present invention, in which an inverter is not utilized; and Figure 5 is a graph

showing a signal waveform corresponding to every circuit block generated from the clock down sensor shown in Figure 4. In this embodiment, the inverter is not necessary since the DC level signal is a detecting signal due to the R-C (Resistance- Capacitor) time value of the low pass filter matching perfectly.

In Figure 4 and Figure 5, a positive and negative clock pulse signals are first connected to a LVPECL (Low Voltage Positive Emitter Coupling Logic) to LVTTTL (Low Voltage Transistor Transistor Logic) converter (41) through capacitors C1 (CLK input⁺) and C2 (CLK input⁻); the clock pulse signal is converted from an original positive and negative PECL square pulse signal of 0.8 V (51) to a TTL square pulse signal of 3.3V (52). Next, a signal with a DC level at an approximate potential 1.6V (53) is obtained through a low-pass filter (42). When the pulse signal is terminated or disappears, the potential of the detecting signal continuously to be “a low potential”, and vice versa, when the pulse signal exists, the potential of the detecting signal is to be “a high potential” so that the DC level signal 53 is directly sent to an alarm controller (34) for warning, as shown in Figure 3 except omitting the inverter (33).

The converter (11), (31), (41) mentioned above is an IC circuit chip and can be used to convert a pulse signal with a LVPECL, LVCMOS, SSTL or HSTL form to a LVTTTL signal. The converter that can be used in the embodiment is an LVPECL to LVTTTL IC under a model number MC100EPT21.

The low pass filter (12), (32), (42) mainly comprised diodes

and capacitors and is used to obtain a DC level signal.

The inverter (13) and (33) mainly comprises a transistor and is used to obtain a lever of “a high potential” or “ a low potential” through the turn-on/cut-off characteristics.

5 The alarm controller (34) mainly comprises a microprocessor. When the detecting signal coming from the inverter arrives the alarm controller, it can be processed in the microprocessor. If the detecting signal is maintained at a low potential, i.e. a potential “0”, the microprocessor needs not do any action, and continues to allow the
10 input pulse signals to be transmitted fluently. But, if the detecting signal is maintained at a high potential, i.e. a positive potential, the microprocessor can control driving an illuminator or a beeper to issue a warning so as to meet the requirements of early troubleshooting or automatic troubleshooting processing.

15 It is noted that the clock down sensors described above are the preferred embodiments of the present invention for the purpose of illustration only, and are not intended as a definition of the limits and scope of the invention disclosed. Any modifications and variations that may be apparent to a person skilled in the art are intended to be
20 included within the scope of the present invention.